Advanced VHDL

Increase your VHDL proficiency by learning advanced techniques that will help you write more robust and reusable code. This comprehensive course is targeted toward designers who already have some experience with VHDL.

The course highlights modeling, testbenches, RTL/synthesizable design, and techniques aimed at creating parameterizable and reusable designs. The majority of class time is spent in challenging hands-on labs as compared to lecture modules.


Who Should Attend

VHDL users with intermediate knowledge of VHDL




  • Course No:  LANG21000-ILT
  • Course Duration:  2 Days
  • Price:  USD $1,400
    or 14 Xilinx Training Credits
  • Level: FPGA 4
  • Prerequisites

              Designing with VHDL course or equivalent knowledge of
    modeling, simulation, and RTL coding

                At least six months of coding experience beyond an introductory course

  • Software Tools


            Vivado™ System Edition 2012.2

Nothing currently scheduled.

Please contact us for customized classes.
Tel: 714.227.8666 • Fax: 866.402.0763

Do you want to receive news and schedule updates for this course? Subscribe to the Technically Speaking news email list


 Day 1
 Review of Current Knowledge
 Simulation Concepts
 Advanced Data Types
 Subprograms and Design Attributes
Lab 1: Flexible Functions
 Access Type Techniques and Blocks
 Lab 2: Linked Lists with Access Types
 Utilizing File IO
 Lab 3: TextIO Techniques
Day 2
 Cool Stuff with VHDL
 Lab 4: Creating Real-World Simulations
 Supporting Multiple Platforms
 Lab 5: Supporting Multiple Platforms
 Non-Integer Numbers
 Lab 6: Implementing Fixed and Floating Point Numbers
 Course Summar


    Lab 1: Flexible Functions – Construct and use predefined
attributes to build functions and procedures that automatically
adjust to the size of the passed arguments as well as creating a
reusable module with unconstrained ports.

 Lab 2: Linked Lists with Access Types – Create linked lists to
capture arbitrarily large data sets. Also included in this lab is a
reusable helper package for managing singly linked lists.

 Lab 3: TextIO Techniques – Load memory for synthesis via a text
file using the TextIO extensions for std_logic and std_logic_vector
as provided by the std_logic_TextIO package.

Lab 4: Creating Real-World Simulations – Create spreadspectrum clocks with jitter and other real-world factors. Model
board and behavioral component delay.

 Lab 5: Supporting Multiple Platforms – Effectively use
configuration statements, conditional generates, and scripts to
build variations on VHDL themes.

 Lab 6: Implementing Fixed and Floating Point Numbers –
Construct a simple fixed point math example and compare to the
IEEE_PROPOSED fixed and floating point models.

Technically-Speaking, Inc. © 2014  Home | Site Map Cancellation & Privacy Policy | Terms of Use