DSP Implementation Techniques for FPGAs
This course shows you how to take advantage of the features available in the Xilinx FPGA architecture, including the Virtex.-4 FPGA, and describes how DSP algorithms can be implemented efficiently. The techniques also demonstrate which decisions at the system level have the greatest impact on the implementation process and product costs.
...DOWNLOAD DSP Implementation Techniques for Xilinx FPGAs COURSE DETAIL
Who Should Attend
Engineers and designers who have an interest in developing products that use digital signal processing
|
At-A-Glance |
Schedule |
- Course
No: DSP20000-ILT
- Course Duration: 3 Days
- Price: USD $2,100
or 21 Xilinx
Training Credits
- Level:
Advanced
-
Prerequisites
A fundamental understanding of digital signal processing theory, including an understanding of the following principles:
> Sample rates
> Finite Impulse Response (FIR) and Infinite Impluse Response (IIR) filters
> Oscillators and mixers
> Fast Fourier Transform (FFT) algorithm
- Software
Tools
|
|
Do you want to receive news and schedule updates for this course? Subscribe to the Technically Speaking news email list
|
COURSE OUTLINE
Day 1
> On the Same Wavelength
- Basic terminology and acronyms used in DSP design
- Sample rates and bit widths used in DAP applications
- DSP building blocks and processing requirements
> Some Bits About Numbers
- Numbering formats, range, and percision
- Mathematical operations using a variety of formats
> Tuning the Receiver
- Structure and Resources of Xilinx Devices
- Estimating DSP building block sizes
Day 2
> Tuning the Receiver (continued)
- Implementing the multiplication function
- Bit-width impact on system-level decisions
> Memories are Made of This
- Block Versus distributed memory
- SRL 16 E and the delay function
- Memory aspect ratios and their manipulation
> Selective Filters
- FIR filter specifications and implementation
- Selecting a technique for a given specification
- Effects of halfband and interpolated filters
Day 3
> One Filter Does Not Make a System
- Options to be considered with multiple channels
- Interpolation and decimation
- Rate changing and its effect on FIR filter choice
- Filtering algorithms that exploit device architecture
- Importance of connectivity versus isolated functions
> Do Not Block the Datapath
- Numeric controlled oscillators and mixers
- Strategies for FFT implementation
- Achieving bandwidth requirements of the FFT
- Using the FPGA as an efficient co-processor
LAB DESCRIPTION
|
|
