Xilinx® Authorized Training Provider Courses > DSP Design > DSP Design Using System Generator
DSP Design Using System Generator

DOWNLOAD COURSE DESCRIPTION

This course allows you to explore the System Generator tool and to gain the expertise you need to develop advanced, low-cost DSP designs. This intermediate course in implementing DSP functions focuses on learning how to use System Generator for DSP, design implementation tools, and hardware co-simulation verification. Through hands-on exercises, you will implement a design from algorithm concept to hardware verification using the Xilinx FPGA capabilities.

 



Who Should Attend

System engineers, system designers, logic designers, and experienced hardware engineers who are implementing DSP algorithms using the MathWorks MATLAB® and Simulink® software and want to use Xilinx System Generator for DSP design

 



At-A-Glance

Schedule

  • Course No:  DSP11000-ILT
  • Course Duration:  16:00 HR
  • Price:  USD $1,400
    or 14 Xilinx Training Credits
  • Level: DSP 3
  • Prerequisites

     

    •           Experience with the MATLAB and Simulink software
    •           Basic understanding of sampling theory
  • Software Tools

    •           Vivado™ System Edition 2013.3
    •           MATLAB with Simulink software R2013b
  • June 19-20, 2014
    Orange County, CA

    Orange County - TBD

Do you want to receive news and schedule updates for this course? Subscribe to the Technically Speaking news email list

COURSE OUTLINE


Day 1

 Introduction to System Generator
 Simulink Software Basics
 Lab 1: Using the Simulink Software
 Basic Xilinx Design Capture
Lab 2: Getting Started with Xilinx System Generator
 Signal Routing
 Lab 3: Signal Routing
 Implementing System Control
Lab 4: Implementing System Control

Day 2

 Multi-Rate Systems
 Lab 5: Designing a MAC-Based FIR 
Filter Design
 Lab 6: Designing a FIR Filter Using the FIR Compiler Block
 System Generator, Vivado Design Suite, Project Navigator, and XPS Integration
 Lab 7: System Generator and Vivado IDE Integration
Kintex-7 FPGA DSP Platforms
 Lab 8a. System Generator and Vivado HLS Tool Integration
 Lab 8 b.  AXI4-Lite Interface Synthesis

LAB DESCRIPTION

 

          Lab 1: Using the Simulink Software – Learn how to use the toolbox blocks in the Simulink software and design a system. Understand the effect sampling rate.

          Lab 2: Getting Started with Xilinx System Generator – Illustrates a DSP48-based design. Perform hardware co-simulation verification targeting a Xilinx evaluation board.

          Lab 3: Signal Routing – Design padding and unpadding logic by using signal routing blocks.

          Lab 4: Implementing System Control – Design an address generator circuit by using blocks and Mcode.

          Lab 5: Designing a MAC-Based FIR – Using a bottom-up approach, design a MAC-based bandpass FIR filter and verify through hardware co-simulation by using a Xilinx evaluation board.

          Lab 6: Designing a FIR Filter Using the FIR Compiler Block – Design a bandpass FIR filter by using the FIR Compiler block to demonstrate increased productivity. Verify the design through hardware co-simulation by using a Xilinx evaluation board.

          Lab 7: System Generator and Vivado IDE Integration – Embed System Generator models into the Vivado IDE.

          Lab 8a: System Generator and Vivado HLS Tool Integration – Generate IP from a C-based design to use with System Generator.

          Lab 8b: AXI4-Lite Interface Synthesis – Package a System Generator for DSP design with an AXI4-Lite interface and integrate this packaged IP into a Zynq All Programmable SoC processor system.


Technically-Speaking, Inc. © 2014  Home | Site Map Cancellation & Privacy Policy | Terms of Use