Xilinx® Authorized Training Provider Courses > PCI Design > Designing a LogiCORE PCI Express System
Designing a LogiCORE PCI Express System

 

 

   DOWNLOAD COURSE DESCRIPTION

Attending the Designing a LogiCORE PCI Express System will provide you a working knowledge of how to implement a Xilinx PCI Express® core in your applications. This course focuses on the implementation of a Xilinx PCI Express system within the Connectivity Targeted Reference Design (TRD). With this experience, you can improve your time to market with your PCIe core design. Various Xilinx PCI Express core products will be enumerated to aid you in selecting the proper solution. This course focuses on the AXI streaming interconnect.

 



Who Should Attend

  • Hardware designers who want to create applications using Xilinx IP cores for PCI Express

  • Software engineers who want to understand the deeper workings of the Xilinx LogiCORE™ PCI Express solution
  • System architects who want to leverage key Xilinx advantages related to performance, latency, and bandwidth in PCI Express applications 


At-A-Glance

Schedule

  • Course No:  PCIE28000-14-ILT
  • Course Duration:  2 Days
  • Price:  USD $1,400
    or 14 Xilinx Training Credits
  • Level: Connectivity 3
  • Prerequisites

    •          Experience with PCIe specification protocol
    •           Knowledge of VHDL or Verilog
    •           Some experience with Xilinx  implementation tools
    •          Some experience with a simulation tool, preferably the Vivado® simulator
    •          Moderate digital design experience

  • Software Tools

    • Vivado Design or System Edition 2014.1

     
     

Do you want to receive news and schedule updates for this course? Subscribe to the Technically Speaking news email list

COURSE OUTLINE

 Day 1

  •           Introduction to the PCIe Architecture
  •           Review of the PCIe Protocol 
  •           PCIe Core Customization
  •           Lab 1: Constructing the PCIe Core
  •           Simulating a PCIe System Design
  •           Connecting Logic to the Core – AXI Interface
  •           Packet Formatting Details
  •        Lab 2: Downstream Port Model Simulation

Day 2

  •           Endpoint Application Considerations
  •           Lab 3: Pseudo-Transactional Modeling
  •           Application Focus: DMA
  •           Lab 4: Design Implementation
  •           7 Series Root Port
  •           PCIe Configuration
  •           Compliance and Debugging
  •           Lab 5: Debugging the PCIe Core with Vivado Logic Analyzer**
  •           Interrupts and Error Management
  •           Course Summary
  •           Appendix: Mechanicals, Hot Plug, and Power
  •           Appendix: 7 Series Gen3 PCIe Core Solutions

LAB DESCRIPTION

 

          Lab 1: Constructing the PCIe Core – This lab familiarizes you with the necessary flow for generating a Xilinx Integrated PCI Express Endpoint core from the IP catalog. You will select appropriate parameters and create the PCIe core used throughout the labs.

          Lab 2: Downstream Port Model Simulation – This lab demonstrates how timing and behavior of a typical link negotiation using the Vivado simulator. You will observe and capture the effects of link training and write packets to the endpoint application for later use.

          Lab 3: Pseudo-Transactional Modeling – This lab illustrates pseudo-transactional modeling, which provides various packets to the user design without the need to simulate the PCIe cores themselves.

          Lab 4: Design Implementation – This lab familiarizes you with all the necessary steps and recommended settings to turn the HDL source to a bitstream.

          Lab 5: Debugging the PCIe Core with the Vivado Logic Analyzer – This lab illustrates how to use the Vivado logic analyzer to monitor the behavior of the core and the endpoint application for proper operation.


Technically-Speaking, Inc. © 2014  Home | Site Map Cancellation & Privacy Policy | Terms of Use