This comprehensive course is a thorough introduction to the VHDL language. The emphasis is on writing solid synthesizable code and enough simulation code to write a viable testbench. Structural, Register Transfer Level (RTL), and behavioral coding styles are covered. This class addresses targeting Xilinx devices specifically and FPGA devices in general. The information gained can be applied to any digital design by using a top-down synthesis design approach. This course combines insightful lectures with practical lab exercises to reinforce key concepts. You will also learn best coding practices that will increase your overall VHDL proficiency and prepare you for the Advanced VHDL course. In this three-day course, you will gain valuable hands-on experience.
Incoming students with little or no VHDL knowledge will finish this course empowered with the ability to write efficient hardware designs and perform high-level HDL simulations.
Who Should Attend
Engineers who want to use VHDL effectively for modeling, design, and synthesis of digital designs
Course Duration: 3 Days
Price: USD $1,800
or 18 Xilinx
Basic digital design knowledge
Vivado™ System Edition 2013.1
December 17-19, 2013 Orange County, CA Orange County - TBD