Designing with PlanAhead Part 2
DOWNLOAD COURSE DESCRIPTION
MORE INFO ON XAP PRICES/PACKAGES/CURRICULUM
Use the advanced features of the PlanAhead tool to create and RPMs (Relationally Placed Macros ), place dedicated blocks such as BlockRAM and DSP48e, create Partitions for design preservation, walk through various case studies and interface directly to the Xilinx ChipScope Pro Tools.
Who Should Attend
FPGA designers, system architects, and system engineers who are interested in analyzing and driving the physical implementation of their designs to maximize performance and capacity.
- Course Duration: 8:00 HR
- Price: USD $700
XAP1 & XAP2 & XAP3, or XAP2 & XAP3 & XAP4
Essentials of FPGA Design or equivalent knowledge of the FPGA architecture and the Xilinx ISE® software flow
Designing for Performance recommended
Xilinx ISE Design Suite: Logic or System Edition 11.1
Nothing currently scheduled.
Please contact us for customized classes.
Tel: 714.227.8666 • Fax: 866.402.0763
Do you want to receive news and schedule updates for this course? Subscribe to the Technically Speaking news email list
PlanAhead Tool Features Overview
Lab 1: Getting Started with the PlanAhead Tool
I/O Pin and Clock Planning
Lab 2: Assigning I/O Pins
RTL Development and Analysis
Lab 3: RTL Development and Analysis
Implementing a Design
Lab 4: Implementing with the PlanAhead Tool
Note: All labs within this course are also available as self-guided tutorials, which are packaged with the PlanAhead tool.
Lab 1: Getting Started with the PlanAhead Tool – Illustrates the steps you take to import a synthesized design into the PlanAhead tool so that you can begin floorplanning. Also introduces the PlanAhead tool environment and views.
Lab 2: Assigning I/O Pins – Introduces the PinAhead environment for performing I/O pin assignment. You will create a project, import and export I/O ports lists, create I/O ports and interfaces, and make pin assignments.
Lab 3: RTL Development and Analysis – Provides an overview of the RTL development and analysis environment. You will analyze the RTL logic hierarchy, RTL schematic, RTL resource estimations and run RTL Design Rule Check (DRCs).
Lab 4: Implementing with the PlanAhead Tool – Illustrates a walkthrough of the front-to-back, RTL-to-bitstream design flow. You will run synthesis, import synthesis results, run implementation, and import and analyze the implementation.Note: All labs within this course are also available as self-guided tutorials, which are packaged with the PlanAhead tool.